SI 訊號完整性資深工程師(高工~副理級)
職務說明:
1.PCB stack-up design & Constraint Rule setting.
2.Provide SI/PI design suggestions for PCB layout.
3.Signal integrity analysis of high-speed and low-speed signal interfaces.
4.Power integrity design includes DC impedance, AC resonance and capacitance optimization.
5.In addition to Cadence 2.5D EM solution as a daily necessary software, AMD SeaSim/S2Eye, Intel ICAT/IMLC/CCT are also required.
6.Use TCL and Python to shorten the complicated software operation process, generate reports and perform DOE analysis.
7.Familiar with PCB test coupon TDR/TDT measurement and Delta L 4.0 Measurement.
專長條件:
1.MS-Electrical Engineering or equivalent experience.
2.Strong understanding of electromagnetics including transmission line theory and PCB stack-up Design.
3.Hands on use of 2.5/3-D modeling tools like Cadence PowerSI, CST, ANSYS HFSS/Q3D/SIwave.
4.Hands on use of PCB layout tool Allegro and understand constraint management settings.
5.Familiarity with SI/PI analysis flow including frequency domain and time domain simulation.
6.Familiarity with high-speed I/O design concepts including clock generation, transmitter & receiver design, and equalization schemes.
7.Experience w/ Python, Matlab, VBS, or C for simulation automation.
8.5-8年NB廠/DT廠/ WS/AIO相關SI設計經驗
9.英文中等
法定權益:
享勞、健保、勞工退休金提撥 / 其它依勞動基準法、性別平等工作法、全民健康保險法等規定之相關福利
其他福利:
免費提供四餐 (早中晚宵夜)
停車位
彈性工時
- 如果您已是 HiHunter 的求職會員,請輸入您的身份證字號和密碼:
- 如您尚未在本站填寫您的線上履歷,請先
- 您也可以直接將履歷寄給我們: HR高速獵人